



US 20050280618A1

(19) **United States**(12) **Patent Application Publication****Sato et al.**(10) **Pub. No.: US 2005/0280618 A1**(43) **Pub. Date: Dec. 22, 2005**(54) **DISPLAY MODULE**(30) **Foreign Application Priority Data**

(76) Inventors: **Toshihiro Sato**, Mobara (JP);
Yoshiyuki Kaneko, Hachioji (JP);
Yoshiro Mikami, Hitachioota (JP);
Takayuki Ouchi, Hitachi (JP)

Mar. 28, 2001 (JP) 2001-092830

Publication Classification(51) **Int. Cl.⁷** **G09G 3/32**(52) **U.S. Cl.** **345/82**

Correspondence Address:

ANTONELLI, TERRY, STOUT & KRAUS,
LLP**1300 NORTH SEVENTEENTH STREET**
SUITE 1800
ARLINGTON, VA 22209-3873 (US)(57) **ABSTRACT**

An organic EL display module includes a plurality of current supply lines extending to a first side of a substrate from a display region, a current supply bus line connecting with a plurality of current supply lines on a peripheral region of the first side of the substrate, and a terminal pad formed on a peripheral region of a second side of the substrate which is opposite to the first side of the substrate. A current supply wiring connects the current supply bus line and the terminal pad, and the current supply wiring is provided on a peripheral region of a third side which is adjacent to the first and second side.

(21) Appl. No.: **11/213,749**(22) Filed: **Aug. 30, 2005****Related U.S. Application Data**

(63) Continuation of application No. 10/103,789, filed on Mar. 25, 2002, now Pat. No. 6,947,019.




FIG. 1




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6




FIG. 7




FIG. 8




FIG. 9





FIG. 10



DISPLAY MODULE

CROSS REFERENCE TO RELATED APPLICATION

[0001] This application is a continuation application of U.S. Ser. No. 10/103,789, filed Mar. 25, 2002, the contents of which are incorporated herein by reference.

FIELD OF THE INVENTION

[0002] The present invention relates to an active matrix type display module, and more particularly to a display module provided with a pixel composed of an emitting device, such as an electro luminescence element or an LED (light emitting diode) that emits light by applying electric current to an emitting layer, such as an organic semiconductor thin film and a pixel circuit that controls the light emission operation of this pixel.

BACKGROUND OF THE INVENTION

[0003] In recent years, with the advent of advanced information society, the demand of a personal computer, a car navigation system, a portable terminal unit, a telecommunications system or these combined products is increasing. A thin, lightweight, and low power consumption display device is suitable for a display means of these products and a liquid crystal display module or a display module that uses an electrooptic element, such as a self light emission type EL element or an LED is used.

[0004] The display module that uses the self light emission type electrooptic element of the latter is provided with features, such as good visibility, a wide viewing angle, and suitability for a motion image display with a fast response, and is assumed to be suitable for an image video display in particular.

[0005] A display that uses an organic EL element (also called an organic light emitting diode, and may also be hereinafter abbreviated to an OLED) of which the emitting layer has organic matter in recent years is greatly expected as an OLED display in cooperation with a rapid improvement of luminous efficiency and the progress of network technology that enables visual communication. The OLED display has the diode structure in which an organic light emitting layer is sandwiched between two electrodes.

[0006] In order to increase the power efficiency in the OLED display constituted using such OLED, as described later, an active matrix driving method in which a thin film transistor (hereinafter referred to as a TFT) is used as a switching element of a pixel is effective.

[0007] An art that drives an OLED display in the active matrix structure is described in Japanese Patent Application Laid-open No. HEI 08-328791, Japanese Patent Application Laid-open No. HEI 08-241048, or the U.S. Pat. No. 5,550,066, for example, and an art related to a driving voltage is disclosed in International Publication No. WO98/36407.

[0008] A typical pixel structure of the OLED display has a pixel driving circuit (also hereinafter referred to as a pixel circuit) including two TFTs (the first TFT is a switching transistor and the second TFT is a driver transistor) that are first and second active elements and a capacitor (storage capacitance, that is a data signal holding element), and this

pixel circuit controls the emitting luminance of an OLED. A pixel is arranged in each intersection portion in which M data lines to which a data line (or an image signal) is supplied and N scanning lines (also hereinafter referred to as gate lines) to which a scanning signal is supplied are arranged in a matrix of N rows multiplied by M columns.

[0009] For the drive of a pixel, a scanning signal (gate signal) is sequentially supplied to N rows of gate lines and a switching transistor is set to the on state (turned on). Subsequently, the scanning in the vertical direction is finished once within a one-frame period T_f and a turn-on voltage is re-supplied to the first (first-line) gate line.

[0010] In this driving method, the time when the turn-on voltage is supplied to a gate line is less than T_f/N . Usually, about one sixtieth 60th second is used as the value of the one-frame period T_f . Besides, one frame is displayed in two fields, the one-field period is set to half of the one-frame period.

[0011] While the turn-on voltage is being supplied to a certain gate line, all switching transistors connected to the data line are set to the on state, and a data voltage (image voltage) is supplied to M columns of data lines simultaneously or sequentially synchronizing with the on state. This is usually used by an active matrix liquid-crystal display.

[0012] A data voltage is stored (held) in a storage capacitance (capacitor) while a turn-on voltage (hereinafter, turn-on is also merely referred to as ON. Equally, turn-off is also merely referred to as OFF) is supplied to a gate line, and is kept in almost their value for a one-frame period (or one-field period). The voltage value of the storage capacitance specifies the gate voltage of a driver transistor.

[0013] Accordingly, the value of the current that flows into the driver transistor is controlled and light emission of an OLED is controlled. The response time until voltage is applied to the OLED and the light emission starts is usually less than 1 μ s, and even an image (motion image) of a quick movement can be followed up. A current supply line is provided to supply the current to the driver transistor and display current is supplied from the current supply line in accordance with a data signal held in the storage capacitance.

[0014] Incidentally, in an active matrix driving method, because light emission is performed over a one-frame period, high efficiency is realized. The difference is clear in comparison with a passive matrix driving method in which diode electrodes of an OLED are directly coupled to a scanning line and a data line respectively and driven without providing any TFT.

[0015] In the passive matrix driving method, because the current flows into the OLED only while the scanning line is being selected. Accordingly, to obtain the same luminance as the light emission of a one-frame period from only the light emission of the short period, the emitting luminance multiplied by almost the number of lines is required in comparison with the active matrix driving. To attain the purpose, a driving voltage and a driving current must inevitably be increased. However, a power consumption loss, such as generation of heat, is increased and the power efficiency is decreased.

[0016] Thus, the active matrix driving method is assumed to be more superior to the passive matrix driving method from the standpoint of a reduction in power consumption.

SUMMARY OF THE INVENTION

[0017] In the passive matrix type display module, the scanning line and the data line intersected and arranged in a display region on a substrate are drawn out to the outside of the display region as they are and connected to a driving circuit. A terminal pad for connecting the driving circuit to an external circuit is provided. However, it is difficult that such terminal configuration is applied to an active matrix type display module as is.

[0018] In an active matrix driving method of an OLED, when the current is supplied to a capacitor for holding a display over a one-frame period, the one-handed electrode of the capacitor is connected to an output terminal of a switching transistor and the other-handed electrode is connected to a common potential line for the capacitor or a current supply line through which the current is supplied to the OLED.

[0019] FIG. 6 is a block diagram for typically describing a configuration example of a conventional display module that uses an OLED, and FIG. 7 is an explanatory drawing of the pixel configuration in FIG. 6. This display module (image display module) is constituted by arranging a data driving circuit DDR, a scanning driving circuit GDR, and a current supply circuit CSS around a display unit AR (inside enclosed by a dotted line in the drawing) formed on a substrate SUB composed of an insulating material, such as glass, in a matrix array of multiple data lines DLs and multiple gate lines, that is, scanning lines GLs.

[0020] The data driving circuit DDR has a complementary circuit consisting of N-channel and P-channel type TFTs or a shift register circuit, a level shifter circuit, and an analog switch circuit composed of a single channel type thin film transistor of only an N channel or a P channel. Besides, the current supply circuit CSS uses only a bus line, and can also be constituted so that the current will be supplied from an external power supply.

[0021] FIG. 6 shows a system by which a common potential line COML for a capacitor is provided in the display unit AR, and the other-handed electrode of the capacitor is connected to this common potential line COML. The common potential line COML is drawn out from a terminal COMT of a common potential supply bus line COMB to an external common potential source. Besides, a system of connecting a capacitor to a current supply line without providing the common potential line is already known.

[0022] As shown in FIG. 7, a pixel PX has a first thin film transistor TFT1 that is a switching transistor arranged in the area enclosed by a data line DL and a gate line GL, a second thin film transistor TFT2 that is a driver transistor, a capacitor CPR, and an organic light emitting diode OLED.

[0023] The gate of the thin film transistor TFT1 is connected to the gate line GL and the drain is connected to the data line DL. The gate of the thin film transistor TFT2 is connected to the source of the thin film transistor TFT1 and the one-handed electrode (positive electrode) of a capacitor CPR is connected to this connection point.

[0024] FIG. 8 is a block diagram for further describing the configuration of the display module of FIG. 6 having the pixel configuration of FIG. 7. The drain of the thin film transistor TFT2 is connected to a current supply line CSL

and the source is connected to a first electrode layer (anode here) AD of the organic light emitting diode OLED. The other-handed end (negative electrode) of the capacitor CPR is connected to the common supply line COML branched from the common potential supply bus line COMB.

[0025] The data line DL is driven by the data driving circuit DDR and the scanning line (gate line) GL is driven by the scanning driving circuit GDR. Further, the current supply line CSL is connected to the current supply circuit CSS of FIG. 8 via a current supply bus line CSLB or an external current source via a terminal.

[0026] In FIGS. 7 and 8, when a pixel PX is selected by the scanning line GL and the thin film transistor TFT1 is turned on, an image signal supplied from the data line DL is stored in the CPR. Further, when the thin film transistor TFT1 is turned on, the thin film transistor TFT2 is turned on, the current from the current supply line CSL flows into the OLED, and this current continues over almost a one-frame period. The current that flows on this occasion is specified according to a signal charge stored in the capacitor CPR.

[0027] The operation level of the capacitor CPR is specified according to the potential of the common potential line COML. Accordingly, the light emission of the pixel is controlled. The current that flows out from an organic light emitting diode OLED flows from a second electrode layer (cathode here) CD into a current drain line that is not shown.

[0028] Because this system needs to provide the common potential line COML through part of a pixel region, what is called an aperture ratio is decreased and the improvement of brightness as the whole display module will be suppressed.

[0029] FIG. 9 is the same block diagram for typically describing another configuration example of a conventional display module that uses an OLED. In this example, the basic placement of the thin film transistors TFT1, TFT2 and the capacitor CPR that constitute each pixel is the same placement as FIG. 8, but differs in that the other end of the capacitor CPR is connected to the current supply line CSL.

[0030] That is, when a pixel PX is selected by the scanning line GL and the thin film transistor TFT1 is turned on, an image signal supplied from the data line DL is stored in the capacitor CPR. If the thin film transistor TFT2 is turned on when the thin film transistor TFT1 is turned off, the current from the current supply line CSL flows into the OLED. This current continues over almost a one-frame period in the same manner as FIG. 8. The current that flows on this occasion is specified a signal charge stored in the capacitor CPR. The operation level of the capacitor CPR is specified according to the potential of the current supply line CSL. Accordingly, the light emission of a pixel is controlled.

[0031] In this type of the display module described in FIGS. 6 to 9, the source electrode of the thin film transistor TFT2 that becomes a first electrode layer AD of the organic light emitting diode OLED is formed using a conductive thin film, such as ITO (indium tin oxide), and the first electrode layer AD of each pixel PX is isolated individually.

[0032] Further, because the second electrode layer that constitutes an emitting device is positioned on the uppermost layer of the emitting device, it is directly exposed to air and may generate corrosion. Usually, because a second electrode capacitor layer is formed all over in a film shape

of supply concerning all pixels, it needs to be connected electrically to the lower layer wiring (connective electrode for second electrode, that is, also called a current drain electrode) to perform external connection. Because the terminal for supplying the current to this second electrode layer CD is directly drawn out to a terminal unit (terminal pad) of a substrate in the extension of the second electrode layer, corrosion is easy to generate in the vicinity of the terminal unit due to exposure to air.

[0033] FIG. 10 is a sectional view for describing the structure in the vicinity of a pixel of a display module that uses an organic light emitting diode. This display module is constituted by piling up a polycrystalline silicon semiconductor layer PSI that uses low temperature polycrystalline silicon as an ideal material, a first insulation layer IS1, a gate line (gate electrode) GL that is a scanning line, a second insulation layer IS2, a source electrode SD formed using an aluminum wire, a third insulation layer IS3, a passivation film PSV, a first electrode layer AD, an organic light emitting layer OLE, and a second electrode layer CD on a glass substrate SUB.

[0034] When a thin film transistor (this thin film transistor is a driver transistor) composed of the polycrystalline silicon semiconductor layer PSI, the gate line GL, and the source electrode SD is selected, an organic light emitting diode formed using the first electrode layer AD connected to the source electrode SD, the organic light emitting layer OLE, and the second electrode layer CD emits light and the light L is incident on the outside from the substrate SUB.

[0035] A scanning driving circuit in this type of display module sequentially supplies a scanning signal to multiple scanning lines and writes a data signal from a data driving circuit to a pixel circuit connected to the scanning line selected with this scanning signal. As described above, the pixel circuit is provided with two thin film transistors, a capacitor that is a data holding element, and an organic light emitting diode. The data signal from the data driving circuit is held in the capacitor that is the data holding element by the turn-on of the first thin film transistor that constitutes the pixel circuit as electrical charges that match the gray scale of the data signal.

[0036] Further, the current from a current supply line via a second thin film transistor that turns off by the turn-on of a first thin film transistor flows into an organic light emitting diode in accordance with the size that matches the gray scale of a data signal held in a capacitor and this diode is made to emit light.

[0037] After the scanning for the one row of a scanning line selected through a scanning driving circuit is completed, the scanning line of the next row is selected. The scanning in the vertical direction is performed sequentially by repeating this. When the last row is reached, the first scanning line (first row) is returned after the predetermined vertical blanking period and the operation is repeated again.

[0038] For a charge that corresponds to a data signal written to the capacitor of each pixel connected to the scanning line of the selected row, the charge is held until the row is scanned next. However, if the charge of the capacitor remains until the data signal is written next, the charge component of the previous data signal that remains in the capacitor affects electrical charges that correspond to a new

data signal when the new data signal is written next. As a result, a gray scale becomes unstable and display quality is deteriorated.

[0039] Further, the charge of a data line according to the volume of the data line and a second electrode layer and the volume between the data line and a scanning line is also affected as well as the capacitor in a pixel.

[0040] To stabilize the write operation of such data signal, a buffer circuit of high driving performance can also be provided. However, a circuit scale is increased and the element area of a display module is increased. The buffer circuit that mounts a driving circuit in the periphery according to the predetermined substrate size widens a frame area and narrows an effective display region.

[0041] An object of the present invention is to provide a display module that prevents the effect of a data signal due to a residual charge before it remains in the capacitor of the pixel circuit (when the row was scanned previously) and enables a high quality display.

[0042] To attain the above object, the present invention provides a reset circuit that recovers at least either the capacitor of the pixel circuit or a data line in the data line that is an output line of a data driving circuit before the data for the pixel that corresponds to the next scanning line is sent after the scanning of the scanning line before one is finished.

[0043] This configuration prevents a data signal that is written anew from being affected by the previous data signal and enables acquisition of a high quality display module. Further, because the reset circuit is a simple switch, the space required on a substrate is extremely small and an effective display region will not be narrowed. A more specific configuration example of the present invention is described below. That is,

[0044] (1) A display module has multiple scanning lines arranged in a matrix within a display region on a substrate and a pixel every intersection unit of multiple data lines that intersect the multiple scanning lines, and is provided with a current supply line that supplies display current to the pixel, wherein

[0045] the pixel is provided with a pixel circuit having an active element selected by a scanning signal that is supplied from the scanning line, a data holding element that holds a data signal supplied from the data line by the turn-on of this active element, and an emitting device that emits light by the current supplied from the current supply line in accordance with the data signal held by the data holding element,

[0046] the emitting device has a first electrode layer driven by the active element, an organic light emitting layer formed on the first electrode layer, and a second electrode layer formed on the organic light emitting layer, and a reset circuit that recovers the data holding element to an initial condition is provided before data is sent to the data line after the scanning of the scanning line before one is finished.

[0047] (2) In (1), the reset circuit recovers the data holding element and the data line are recovered to an initial condition.

[0048] (3) A display module circuit has multiple scanning lines arranged in a matrix within a display region on a substrate and a pixel every intersection unit of multiple data lines that intersect the multiple scanning lines, and is provided with a current supply line that supplies display current to the pixel, wherein

[0049] the pixel is provided with a pixel circuit having an active element selected by a scanning signal that is supplied from the scanning line, a data holding element that holds a data signal supplied from the data line by the turn-on of this active element, and an emitting device that emits light by the current supplied from the current supply line in accordance with the data signal held by the data holding element,

[0050] the emitting device has a first electrode layer driven by the active element, an organic light emitting layer formed on the first electrode layer, and a second electrode layer formed on the organic light emitting layer, and

[0051] a reset circuit that recovers the data holding element to an initial condition is provided before data is sent to the data line after the scanning of the scanning line before one is finished.

[0052] (4) In (3), the reset circuit recovers the data holding element to an initial condition before data is sent to the data line after the scanning of the next scanning line is started.

[0053] (5) In any one of (1) to (4), the reset circuit performs recovery to the initial condition every scanning of the scanning line.

[0054] In any one of (1) to (5), the reset circuit is provided in the rear stage of the data driving circuit and the front stage of the data line.

[0055] In any one of (1) to (5), the reset circuit is provided at the termination position of the data line.

[0056] In (1) to (5), the scanning driving circuit and the data driving circuit are arranged at the outside of the display region on the substrate and the adjacent two sides of the substrate respectively.

[0057] By using the above configuration of (1) to (8), a high quality display module is obtained preventing a data signal that is written anew from being affected by the previous signal data and a display module that will not narrow the area of an effective display region can be provided.

[0058] Besides, the present invention is not limited to the above configuration and the configuration of the embodiments described later, and, needless to say, enables various modifications without deviating from a technical idea of the present invention. Another purpose and configuration of the present invention will be evident from a description of the embodiments described later.

BRIEF DESCRIPTION OF THE DRAWINGS

[0059] Preferred embodiments of the present invention will be described in detail based on the followings, wherein:

[0060] FIG. 1 is a block diagram for typically describing the configuration of a first embodiment of a display module according to the present invention;

[0061] FIG. 2 is a block diagram of the pixel circuit of a pixel in FIG. 1;

[0062] FIG. 3 is a block diagram for describing the principal part of the configuration of the first embodiment of the display module according to the present invention;

[0063] FIG. 4 is a timing chart for describing the operation of the embodiment of FIG. 3;

[0064] FIG. 5 is a block diagram for describing the principal part of the configuration of a second embodiment of the display module according to the present invention;

[0065] FIG. 6 is a block diagram for typically a configuration example of a conventional display module that uses an organic light emitting diode;

[0066] FIG. 7 is an explanatory drawing of the pixel configuration in FIG. 6;

[0067] FIG. 8 is a block diagram for further describing the configuration of the display module of FIG. 6 having the pixel configuration of FIG. 7;

[0068] FIG. 9 is the same block diagram of FIG. 8 for typically describing another configuration example of the conventional display module that uses the organic light emitting diode;

[0069] FIG. 10 is a sectional drawing for describing the structure near the display module that uses the organic light emitting diode;

DESCRIPTION OF PREFERRED EMBODIMENTS

[0070] Embodiments of the present invention are described in detail below with reference to the drawings of the embodiments.

[0071] An organic light emitting layer provided in each pixel that is not shown, but is described later performs a monochromatic or color display by emitting light in the luminance that is proportional to a current value and a color (including white) that depends on the organic materials and performs the color display that emits by combining a color filter, such as red, green, or blue with an organic layer that emits white light.

[0072] FIG. 1 is a typical sectional view near a pixel for describing the configuration of a first example of a display module according to the present invention. The display module of this embodiment has a scanning driving circuit GDR and a data driving circuit DDR on a glass substrate SUB.

[0073] A pixel is formed in the area enclosed by a scanning line GL that is driven (scanned) by the scanning driving circuit GDR formed in a matrix, a data line GL driven by the data driving circuit DDR, and a current supply line CSL that is anode wiring. Further, terminal pads PAD1, PAD2 for supplying a signal and voltage to the scanning driving circuit GDR and the data driving circuit DDR from an external circuit are formed at one side of the substrate.

[0074] Subsequently, a reset circuit RST that recovers at least the data line or the capacitor of the pixel circuit to an initial condition is provided in the rear stage of the data driving circuit DDR and the front stage of the data line before the data sending to the next line is started after the

scanning of the scanning line before one is finished in the unit scanning period (1-line scanning period) of the scanning line GL. First, the configuration of the pixel circuit of this embodiment and the operation are described.

[0075] FIG. 2 is a block diagram of the pixel circuit of a pixel in FIG. 1. The schematic configuration of this embodiment is as follows. That is, a pixel is formed in the area enclosed by a data line DL (m+1), scanning lines GL (n+1), GL (n), and a current supply line CSL. The scanning line that is being scanned (selected) currently is described here as GL (n+1).

[0076] Attention is paid to a pixel PX among multiple pixels selected by the scanning line GL (n+1). A first thin film transistor TFT1 that is an active element is a switching transistor and a second thin film transistor TFT2 is a driver transistor. The gate of the first thin film transistor TFT1 is connected to the scanning line GL (n+1). The drain is connected to the data line DL (m+1) and the source is connected to the gate of the second thin film transistor TFT2.

[0077] The drain of the second thin film transistor TFT2 is connected to the current supply line CSL to which the current is supplied from the current supply line bus line CSB shown in FIG. 1. Subsequently, the source is connected to a first electrode layer (anode here) AD of an OLED. One-handed terminal of a capacitor CPR as a data signal holding element is connected to the connection point between the source of the first thin film transistor TFT1 and the gate of the second thin film transistor TFT2 and the other terminal is connected to the preceding scanning line GL (n).

[0078] In the 1-pixel circuit configuration shown in FIG. 2, the one-handed terminal of the capacitor CPR connected to the connection point between the source of the first thin film transistor TFT1 and the gate of the second thin film transistor TFT2 is a positive electrode and the other-handed terminal connected to the scanning line GL (n) is a negative electrode.

[0079] Further, an organic light emitting diode OLED has the configuration in which an organic emitting layer (not shown) is sandwiched between a first electrode layer AD and a second electrode layer (cathode here) CD. The first electrode layer AD is connected to the source electrode of the second thin film transistor TFT2 and the second electrode layer CD is formed all over all pixels and connected to a connective electrode for second electrode CNTB of FIG. 1.

[0080] This connective electrode for second electrode CNTB is what is called a current drain line (electrode) and formed in the same layer as the terminal pads PAD1, PAD2 at the lower layer of a substrate. The electrode layer CD is connected through a contact hole CNT and connected to a terminal PAD4 formed in the same layer as the terminal pads PAD1, PAD2 through a connective line for second electrode CNTL.

[0081] Besides, the current supply line CSL that is the wiring of a first electrode layer is also connected to a terminal PAD3 formed in the same layer as the terminal pads PAD1, PAD2 through a current supply bus line CSB and current supply wiring CSLL. The connective electrode for second electrode CNTB in the outer side of the substrate and the inner side of a seal area of the substrate shown by a dotted line than the current supply bus line CSB is arranged.

[0082] The layout on the substrate in a system of being connected to an external circuit in one side through a flexible printed board is facilitated by arranging the connective electrode for second electrode CNTB that connects the second electrode layer CD through the contact hole CNT in the outer side of the substrate SUB and the inner side of the seal area SL than the current supply bus line.

[0083] The data signal written to the capacitor CPR by the turn-on of the first thin film transistor TFT1 and held as electrical charges flows into an organic light emitting diode OLED as a current amount controlled according to the electrical charges (indicate the gray scale of the data signal) in which the current from the current supply line CSL is held in the capacitor CPR by the turn-on of the second thin film transistor TFT2 that follows the turn-off of the first thin film transistor TFT1.

[0084] The organic light emitting diode OLED emits light at the luminance that is almost proportional to the supplied current amount and in a color that depends on an organic emitting layer material that constitutes the organic light emitting diode. In the case of a color display, usually, the organic emitting layer material is changed every pixel of red, green, and blue or a combination of a white organic emitting layer material and a color filter of each color is used.

[0085] Besides, a data signal ought to be assigned using either an analog quantity or a time-sharing digital quantity. Further, for gray scale control, an aerial controlled gray scale method by which the area of each pixel of red, blue, or blue is divided ought also to be combined.

[0086] FIG. 3 is a block diagram for describing the principal part of the configuration of the first embodiment of the display module according to the present invention. Many pixels of the configuration described in FIG. 2 described above are arranged in a matrix shape in a display region AR. The part of a data driving circuit and only a data line are shown here.

[0087] Further, FIG. 4 is a timing drawing for describing the operation of the embodiment of FIG. 3. Each signal shown using the same reference symbol in FIGS. 3 and 4 is identical. The configuration and operation of FIG. 3 are described below with reference to the timing chart of FIG. 3.

[0088] A data driving circuit DDR shows a shift register SR and a sampling circuit SAP and the detailed configuration is not illustrated. The data driving circuit is provided with the 1-system shift register SR that inputs a start pulse ST and pixel clock signals (hereinafter simply referred to as clocks) CLK+ and CLK- and sequentially transfers a data signal DATA to multiple data lines and the sampling circuit SAP that samples the data signal from the shift register SR and supplies it to a data line DL.

[0089] A reset circuit RST provided with a switching element SW for recovering each data line to the predetermined reset level (initial potential) RL immediately behind this sampling circuit and immediately in front of each data line DL respectively is provided.

[0090] The shift register SR has blocks (registers) $R_1, R_2, \dots, R_{M-1}, R_M$ every data line and sequentially issues the output that synchronizes with the clocks CLK+ CLK- to the sampling circuit SAP in accordance with the input of the start pulse ST.

[0091] The sampling circuit SAP has the sampling circuits SRs ($S_1, S_2, \dots, S_{M-1}, S_M$) every data line DLs ($DL_1, DL_2, \dots, DL_{M-1}, DL_M$) and performs switching operation and transfer operation that sample a data signal DATA by the output from the shift register SR ($R_1, R_2, \dots, R_{M-1}, R_M$) and supplies it to the data lines. The reset circuit RST has switches $SW_1, SW_2, \dots, SW_{M-1}, SW_M$ consisting of a p-type thin film transistor each.

[0092] When a data signal is supplied to these data lines, all the switches $SW_1, SW_2, \dots, SW_{M-1}, SW_M$ of the reset circuit RST are in the off state because a high level signal is applied to the reset terminals. Accordingly, the data signal from the sampling circuits $S_1, S_2, \dots, S_{M-1}, S_M$ is transferred to each of the data lines $DL_1, DL_2, \dots, DL_{M-1}, DL_M$. The transferred data signal is written to each pixel and is held in the capacitor as a charge.

[0093] After the write operation of the data signal to the pixel circuit for the one row (one line) described above is finished and the selection of the scanning line of the row is finished, a low level reset signal R is input to each of the switches $SW_1, SW_2, \dots, SW_{M-1}, SW_M$ of the reset circuit RST and these switches are turned on.

[0094] Each of the data lines $DL_1, DL_2, \dots, DL_{M-1}, DL_M$ is set to a reset level RL that is a reference voltage by the turn-on of each of the switches $SW_1, SW_2, \dots, SW_{M-1}, SW_M$ of this reset circuit. This reset is completed before the data signal of the next line is issued and a data line and a capacitor are reset.

[0095] Accordingly, when the data signal is written next, an initial condition in which all data lines are written becomes fixed and a uniform image display is obtained that depends on the size of the data signal in the front stage and the size of the previous data signal of the row and will not generate dispersion in the holding charge of the capacitor corresponding to a data signal that is generated.

[0096] Besides, when the reset is finished before the scanning line of the next row is selected, only a gate line is reset because a capacitor is not reset. Even in this case, writing that will not depend on the size of the data signal in the previous stage is enabled.

[0097] In this embodiment, a 1-system shift register is used, but the case where a multiple-system shift register is used instead of it can be applied in the same manner. Further, the case where the sampling circuit has the configuration that corresponds to multiple data signals can also be applied in the same manner.

[0098] Further, when the transistor that is a switching element that constitutes a reset circuit uses an n-type thin film transistor, a signal of which the polarity of the reset signal shown in FIG. 4 is reversed ought to be used. Further, this switching transistor can also use a transfer gate in which n-type and p-type transistors are combined.

[0099] In this embodiment, a high quality display module is obtained preventing a data signal that is written anew to a capacitor of a pixel circuit from being affected by the previous data signal.

[0100] FIG. 5 is a block diagram for describing the principal part of the configuration of the second embodiment of the display module according to the present invention. Many pixels of the configuration described in FIG. 2 are

arranged in a matrix shape in a display region AR in the same manner as FIG. 3. Further, FIG. 5 also shows the part of a data driving circuit and only a data line.

[0101] This embodiment differs from the first embodiment in that a reset circuit RST is arranged at the opposite side (termination position of a data line DL) with a display region AR sandwiched for a data driving circuit DDR. The circuit configuration of the shift register SR, the sampling circuit SAP, and the reset circuit RST and the timing are identical with those of the first embodiment.

[0102] In this embodiment, the effect of noises resulting from various wiring layouts on a substrate can be reduced because a reset circuit RST is provided at a distant position from a data driving circuit DDR. Further, when a reset circuit is arranged within the fixed substrate size, the layout is simplified.

[0103] Besides, the present invention is not limited to a display module that uses the above OLED, but can also be applied to another display module that performs a display in the same light emission operation as the OLED.

[0104] Further, the above embodiment is described using an anode in a first electrode layer and a cathode in a second electrode layer. However, the embodiment can also be applied to the configuration reverse to the above, that is, the case where the cathode is used in the first electrode layer and the anode is used in the second electrode layer in the same manner. Further, the embodiment can be applied to the case where a pixel circuit uses a 2-transistor system as well as the case where it uses a 4-transistor system.

[0105] As described above, according to the present invention, a high quality display module is obtained preventing a data signal written anew from being affected by the previous data signal. Further, because the reset circuit is a simple switch, a display module of which the space required on a substrate is extremely small and that will not narrow an effective display region can be provided.

What is claimed is:

1. An organic EL display module, comprising:

a plurality of current supply lines extending to a first side of a substrate from a display region;

a currently supply bus line connecting with a plurality of current supply lines on a peripheral region of the first side of the substrate;

a terminal pad formed on a peripheral region of a second side of the substrate which is opposite to the first side of the substrate; and

a current supply wiring connecting the current supply bus line and the terminal pad, the current supply wiring being provided on a peripheral region of a third side which is adjacent to the first and second side.

2. The organic EL display module according to claim 1, wherein the substrate is provided with a first electrode;

an organic light emitting layer is formed on the first electrode;

a second electrode formed on the organic light emitting layer;

a connective electrode for the second electrode being connected to the second electrode via a contact hole

and being formed on the peripheral region of the second side of the substrate;

another terminal pad being formed on the peripheral region of the first side of the substrate; and

a connective line for the second electrode connects the connective electrode for the second electrode and the another terminal pad, the connective line being a wiring provided on the peripheral region of the second side of the substrate;

wherein the current supply bus line is placed closer to the display region than the connective electrode for the second electrode;

wherein the current supply wiring is placed closer to the display region than the connective line for second electrode; and

wherein the terminal pad connected to the current supply wiring is an inner terminal of the another terminal pad connected to the connective line for the second electrode.

3. The organic EL display module according to claim 1, wherein a driver is provided between the terminal pad connected to the current supply wiring and the display region.

4. The organic EL display module according to claim 3, wherein the driver is a data driving circuit.

5. The organic EL display module according to claim 1, wherein a driver is formed on the peripheral region of a fourth side of the substrate opposite to the third side of the substrate;

wherein the current supply wiring is formed on the peripheral region of the third side of the substrate.

6. The organic EL display module according to claim 5, wherein the driver is a scanning driving circuit.

7. The organic EL display module according to claim 1, wherein a data driving circuit is formed on the peripheral region of the first side of the substrate, and a data line extends from the data driving circuit to the display region; and

wherein on the data line between the data driving circuit and the display region is provided a reset circuit setting a potential of the data line to an initial potential before flowing a data signal to the data line.

8. The organic EL display module according to claim 1, wherein a data driving circuit is formed on the peripheral region of the first side of the substrate, and a data line extends from the data driving circuit to the display region; and

wherein on the data line between the current supply wiring and the display region is provided a reset circuit setting a potential of the data line to an initial potential before flowing a data signal to the data line.

9. The organic EL display module according to claim 1, wherein the current supply bus line has a width which is wider than a width of the current supply wiring.

10. The organic EL display module according to claim 1, wherein the substrate is provided with a first electrode,

an organic light emitting layer is formed on the first electrode;

a second electrode is formed on the organic light emitting layer;

a conductive electrode for the second electrode being connected to the second electrode via a contact hole, and being formed on the peripheral region of the second side of the substrate;

another terminal pad is formed on the peripheral region of the first side of the substrate; and

a connective line for the second electrode connects the connective electrode for second electrode and the another terminal pad, the connection line being a wiring provided on the peripheral region of the second side of the substrate;

wherein the connective electrode for the second electrode has a width which is wider than a width of the connective line for the second electrode.

11. The organic EL display module according to claim 2, wherein a driver is provided between the terminal pad connected to the current supply wiring and the display region.

12. The organic EL display module according to claim 11, wherein the driver is a data driving circuit.

13. The organic EL display module according to claim 2, wherein a driver is formed on the peripheral region of a fourth side of the substrate opposite to the third side of the substrate;

wherein the current supply wiring is formed on the peripheral region of the third side of the substrate.

14. The organic EL display module according to claim 13, wherein the driver is a scanning driving circuit.

15. The organic EL display module according to claim 2, wherein a data driving circuit is formed on the peripheral region of the first side of the substrate, and a data line extends from the data driving circuit to the display region; and

wherein on the data line between the data driving circuit and the display region is provided a reset circuit setting a potential of the data line to an initial potential before flowing a data signal to the data line.

16. The organic EL display module according to claim 2, wherein a data driving circuit is formed on the peripheral region of the first side of the substrate, and a data line extends from the data driving circuit to the display region; and

wherein on the data line between the current supply wiring and the display region is provided a reset circuit setting a potential of the data line to an initial potential before flowing a data signal to the data line.

17. The organic EL display module according to claim 2, wherein the current supply bus line has a width which is wider than a width of the current supply wiring.

18. The organic EL display module according to claim 2, wherein the connective electrode for the second electrode has a width which is wider than a width of the connective line for the second electrode.

专利名称(译)	显示模块		
公开(公告)号	US20050280618A1	公开(公告)日	2005-12-22
申请号	US11/213749	申请日	2005-08-30
[标]申请(专利权)人(译)	佐藤俊 金子YOSHIYUKI 郎三上 大内TAKAYUKI		
申请(专利权)人(译)	佐藤俊 金子YOSHIYUKI 郎三上 大内TAKAYUKI		
当前申请(专利权)人(译)	佐藤俊 金子YOSHIYUKI 郎三上 大内TAKAYUKI		
[标]发明人	SATO TOSHIHIRO KANEKO YOSHIYUKI MIKAMI YOSHIRO OUCHI TAKAYUKI		
发明人	SATO, TOSHIHIRO KANEKO, YOSHIYUKI MIKAMI, YOSHIRO OUCHI, TAKAYUKI		
IPC分类号	H01L51/50 G09F9/30 G09G3/20 G09G3/30 G09G3/32		
CPC分类号	G09G3/3233 G09G3/3291 G09G2300/0842 G09G2310/0262 G09G2310/0248 G09G2310/0251 G09G2300/0876		
优先权	2001092830 2001-03-28 JP		
外部链接	Espacenet USPTO		

摘要(译)

一种有机EL显示模块，包括：多个电流供应线，从显示区域延伸到基板的第一侧；当前供电总线，与基板的第一侧的周边区域上的多个电流供应线连接，端子焊盘形成在基板的第二侧的周边区域上，该第二侧与基板的第一侧相对。电流供应布线连接电流供应总线和端子焊盘，并且电流供应布线设置在与第一和第二侧相邻的第三侧的外围区域上。

